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Abstract
In a formal approach to component speciﬁcation, interfaces are usually described using pre- and postcondi-
tions of methods or protocols. In this paper we present an approach for integrating time into a component
speciﬁcation language which already allows for pre/post and protocol descriptions. The speciﬁcation of
timing aspects is indispensable when treating components of embedded systems underlying hard real-time
requirements. In order to allow for a smooth integration into the existing speciﬁcation language and to ease
reading and writing of interfaces, we do not extend the language with yet another formalism (for time), but
instead only add a speciﬁc feature (i.e. clocks) to it. We deﬁne a semantics for this new speciﬁcation language
in terms of timed automata, which thus also opens the possibility of analysing interface descriptions with the
UPPAAL model checker. We furthermore give timed simulation conditions and prove their soundness with
respect to inclusion of timed traces, the notion of implementation in timed automata. This implementation
relation can be used as a correctness criterion for interoperability and substitutability checks.
Keywords: Interface speciﬁcation, timed automata, pre/post conditions, protocols, simulation,
veriﬁcation.
1 Introduction
Interfaces of components are typically described by giving signature lists, pre- and
postconditions of methods or by deﬁning protocols (i.e. valid call sequences). Diﬀer-
ent approaches and languages have been proposed for these purposes: the signature
list only technique is the approach adopted by most industrial middleware platforms,
pre- and postconditions are for instance used in [16,28,18] and protocol deﬁnitions
for components given as ﬁnite state automata, process algebra descriptions or tem-
poral logic can be found in [20,21,11]. For embedded systems, it is however also
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important to specify timing constraints of interfaces, such as deadlines guaranteed
or expected by a component.
In this paper we set out to develop a component speciﬁcation language which
allows for the speciﬁcation of pre- and postconditions, protocols and timing con-
straints. The starting point here is an already existing language which contains
features for specifying pre- and postconditions and protocols. The notation, called
CSP-OZ [9], is a combination of the process algebra CSP [12,22] with the state-
based, object-oriented formalism Object-Z [24]. The process algebra is used to
specify speciﬁc call sequences guaranteed/expected by the component, the state-
based formalism handles data-dependent aspects like pre- and postconditions of
methods. Both formalisms come with built-in notions of reﬁnement which is the
formal development concept guaranteeing substitutability. Thus reﬁnement can be
used as correctness criterion for interoperability and substituability checks. The
integrated notation CSP-OZ is now extended to allow for the speciﬁcation of tim-
ing constraints. To this end, we however do not integrate a third formalism into
the existing combination but instead only add a speciﬁc clock type for Object-Z
variables. Clock variables can be declared, queried and changed just like ordinary
variables. These clock variables allow for the speciﬁcation of deadlines, minimum
and maximum delays between method calls etc.. This is similar to the way ﬁnite
automata are extended to timed automata [1], which is the standard formalism for
describing systems with timing aspects (they, however, do not allow for a high level
description of state-based and behavioural aspects).
For this speciﬁcation language (called timed CSP-OZ) we furthermore propose
a method for analysing component interfaces and we deﬁne a formal notion of
implementation, which can - like reﬁnement - be used for substitutability checks.
The analysis method is based on a semantics for the language in terms of timed
automata (or more precisely, timed transition systems, since the semantics will not
always yield a ﬁnite state automaton). In case of a ﬁnite number of states we can
then use one of the timed automata model checkers for veriﬁcation (e.g. Kronos
[27] or UPPAAL [3]).
Based on this semantics we can furthermore use the notion of implementation
associated with timed automata for timed CSP-OZ. The implementation relation
for timed automata is inclusion of timed traces (language inclusion for words with
time stamps). We deﬁne timed simulation conditions and show their soundness with
respect to this relation. This opens the way for a stepwise proof of implementation.
The paper is structured as follows. Next, we start with a simple example of a
timed CSP-OZ speciﬁcation on which we explain the general idea and which will
serve as an illustration of the main results in the next sections. Section 3 gives a
short introduction to timed automata. We then deﬁne the semantics for timed CSP-
OZ speciﬁcations in terms of timed automata. In Section 4 we show how to analyse
interface speciﬁcations in timed CSP-OZ with the timed automata model checker
UPPAAL. Section 5 gives timed simulation conditions which can be used to prove
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language inclusion relationships between interfaces (and thus substitutability). The
last section concludes and discusses related work.
2 A ﬁrst example
The formalism timed CSP-OZ that we introduce in this paper is an extension of
CSP-OZ with time. CSP-OZ [9] is a combination of the process algebra CSP [12] and
the state-based speciﬁcation formalism Object-Z [24] 3 . It employs CSP to describe
aspects of dynamical behavior of components (allowed call sequences of methods);
it uses Object-Z to describe data aspects, i.e. the static behavior of operations like
pre- and postconditions. For this, Object-Z uses set theory and predicate logic.
We directly give a timed CSP-OZ speciﬁcation here since these speciﬁcations
will in general not look very diﬀerent from plain CSP-OZ speciﬁcations. For timed
CSP-OZ we always assume a type Clock taking values from the set of non-negative
reals (the time):
Clock == R+
Variables of type clock can be declared as attributes of classes and may (under
some restrictions) appear in predicates within method schemas. The following ex-
ample shows an abstract speciﬁcation of the interface of a watchdog component. A
watchdog component should control a certain method note which is to be repeat-
edly executed within 10 time units after its last occurrence. An alarm can either
be raised by a ring after the expiration of the deadline or after at least 8 seconds
by using a ﬂash signal. A component implementing this interface may choose one
of these options. Below, the component is speciﬁed as an Object-Z class.
Watchdog
method note, ring ,ﬂash
main = note → main
 (ring → Alarmr  ﬂash → Alarmf )
Alarmr = ring → Alarmr
Alarmf = ﬂash → Alarmf
alarm : B
xr , xf : Clock
¬alarm ⇒ xr ≤ 10
Init
¬alarm
xr = 0 ∧ xf = 0
3 There are slight diﬀerences in the use of Object-Z within CSP-OZ and in the standard deﬁnition. In this
paper we will, nevertheless, plainly say Object-Z even when meaning the Object-Z part of CSP-OZ.
B. Metzler, H. Wehrheim / Electronic Notes in Theoretical Computer Science 176 (2007) 47–67 49
note
Δ(xr , xf )
¬alarm
xr < 10
x ′r = 0 ∧ x
′
f = 0
ring
Δ(alarm)
xr ≥ 10
alarm ′
ﬂash
Δ(alarm)
xf ≥ 8
alarm ′
The class ﬁrst consists of an enumeration of the set of methods it supplies and uses
(usually with their signatures, which are, however, empty in this simple example).
Next, a set of CSP process equations (with main process main) gives the protocol
of the component. Finally, a number of Z schemas describe the state space, the
initialisation and the methods of the class: The watchdog class has three methods
note, ring and ﬂash which have neither input nor output parameters. The CSP
part speciﬁes that note can be repeatedly executed until either the ﬁrst ring or
the ﬁrst ﬂash happens. Afterwards, only further ring ’s resp. ﬂash’s can follow
( is the CSP operator for external choice and → the preﬁx operator describing
sequencing). The Object-Z part declares three attributes: alarm for describing that
an alarm has been raised and two clocks xr and xf used for determining whether the
timing requirements are met. The class invariant speciﬁes a condition which relates
alarm to the clock variable xr . The three operation schemas deﬁne the execution
of methods note, ring and ﬂash: the precondition of note is the clock xr being less
than ten 4 , the postcondition speciﬁes both clocks to be zero (x ′r denotes the value
of xr in the after state). Method ring can be executed if clock xr is greater or equal
to 10 and upon execution the alarm is set. The same holds for method ﬂash which
may be executed if clock xf is greater or equal to 8.
After having introduced timed CSP-OZ by means of a simple interface spec-
iﬁcation, we are next interested in the analysis of such speciﬁcations and in the
deﬁnition (and the checking) of an implementation relation between speciﬁcations.
Such a relation could be used for substitutability checks. To this end, we will ﬁrst
deﬁne a semantics for timed CSP-OZ speciﬁcations.
4 Like Object-Z and CSP-OZ, we use a blocking semantics for operations here: the precondition acts as a
guard to the method execution.
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3 Semantics
Protocols of components are quite often described by ﬁnite state automata. Here, we
choose a similar formalism for our semantics, namely an extension of ﬁnite automata
to time, called timed automata [1,4]. The timed automaton for a timed CSP-OZ
speciﬁcation will capture the complete behaviour of the speciﬁcation, including the
data dependent aspects covered by Object-Z. Timed automata can, however, not
be used to specify pre- and postconditions of methods, thus we do not directly use
timed automata for interface speciﬁcations, only for their semantics.
3.1 Timed automata
Timed automata are ﬁnite automata enhanced with clock variables which can be
queried and reset on transitions. To ensure decidability of the emptiness problem
(and thus allow for veriﬁcation), the conditions on clocks are usually restricted. We
will later ﬁx similar restrictions on our Z predicates over clocks to ensure that timed
CSP-OZ can be safely mapped onto timed automata.
Deﬁnition 3.1 Let X be a set of clock variables. The set of clock conditions over
X , Φ(X ), is given by the following grammar (where c ∈ Q≥0):
ϕ ::= x = c | x ≤ c | c ≤ x | x < c | c < x | (ϕ ∧ ϕ)
We let Σ describe the global alphabet of operations of a speciﬁcation, which we
will call events, Σ∗ the set of ﬁnite words, Σω the set of inﬁnite words over Σ,
Σ∞ = Σ∗ ∪ Σω and X a global set of clock variables. Since automata always have
a ﬁnite set of states but our speciﬁcations are easily inﬁnite state (due to data) we
ﬁrst deﬁne timed (transition) systems as ”timed automata with inﬁnite number of
locations” and afterwards have timed automata as a special case of timed systems. A
timed system has all the ingredients of a ﬁnite state machine (i.e. states or locations,
transitions and an initial state), and in addition has a labelling of transitions with
clock conditions (determining when the transition can be taken) and sets of clocks
(giving all clocks reset upon taking the transition). Furthermore, clock conditions
can be associated with locations meaning that the automaton can only be in this
location when the clock condition holds.
Deﬁnition 3.2 A timed system is a tuple T = (Q ,−→, q0, I ) where
• Q is a (possibly inﬁnite) set of locations,
• −→ ⊆ Q × Σ× Φ(X )× 2X ×Q are the transitions (or edges),
• q0 is the initial location,
• I : Q → Φ(X ) assigns invariants to locations.
We write q −
a,ϕ,Y
−−−→ q ′ for (q , a, ϕ,Y , q ′) ∈ −→; the clock condition ϕ will sometimes
also be called the guard of the transition, a its label and Y its resets. In case of Q
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being a ﬁnite set we say that T is a timed automaton. Note that unlike Alur and
Dill’s timed automata we have no Bu¨chi acceptance states here, instead progress
is achieved by attaching invariants to states. This is a variant of timed automata
(used in UPPAAL and Kronos as well) which is sometimes also referred to as timed
safety automata.
Like ﬁnite state automata, timed automata accept languages. In this case,
however, languages are sets of timed words (or timed traces). In contrast to a
language over the alphabet Σ consisting of σ ∈ Σ∞, a timed language is a set of
tuples (σ, τ) ∈ Σ∞ × R∞+ :
Deﬁnition 3.3 A timed trace (σ, τ) = (a1a2 . . . , τ1τ2 . . .) is a pair of ﬁnite or inﬁnite
sequences of events ai ∈ Σ and time values τi ∈ R+ such that τi+1 ≥ τi for all i ≥ 1.
In case of σ and τ being ﬁnite both sequences furthermore have the same length,
i.e. #σ = #τ .
An example of a timed trace of our Watchdog speciﬁcation is
(note note ring ring ring . . . , 5.3 14.9 24.9 27.4 33.8 . . .)
The set of timed traces of a timed system can be derived by looking at its possible
conﬁgurations. A conﬁguration 〈q , ν〉 consists of a location q and a clock valuation
ν : X → R+. We deﬁne two operations on clock valuations which are used to
describe the executions of a timed system:
• time shift:
(ν + d)(x ) = ν(x ) + d
• modiﬁcation:
ν[Y := d ](x ) =
⎧⎨
⎩
d , if x ∈ Y ,
ν(x ), else.
A timed system is able to perform two kinds of transitions, delay transitions, where
the time advances while the automaton stays in a location
〈q , ν〉 −d→ 〈q , ν + d〉 iﬀ ν |= I (q) ∧ ν + d |= I (q), d ∈ R+
and action transitions, where an event-labelled transition is taken
〈q , ν〉 −a→ 〈q ′, ν ′〉 iﬀ q −
a,ϕ,Y
−−−→ q ′ ∧ ν |= ϕ, ν ′ = ν[Y := 0],
ν |= I (q), ν ′ |= I (q ′)
A timed trace (σ, τ) = (a1a2 . . . , τ1τ2 . . .) is in the language L(T ) of a timed system
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T iﬀ there is an execution
〈q0, ν0〉 −
d1−→−a1−→ 〈q1, ν1〉 −
d2−→−a2−→ 〈q2, ν2〉 −→ . . .
where τi = τi−1 + di , τ0 := 0 and ν0(x ) = 0 for all clock variables x . Similar to
the untimed case, the language of a timed automaton can be used to deﬁne an
implementation relation between timed automata. A timed system T2 is said to be
an implementation of T1 iﬀ L(T2) ⊆ L(T1).
The timed automaton for a timed CSP-OZ speciﬁcation will be constructed in two
steps: First, we derive a timed automaton for the CSP part and the Object-Z
part alone. In the second step, these will be combined via parallel composition
giving rise to an automaton which obeys the restrictions of both parts. Hence
we next deﬁne a parallel composition operator ||A on timed automata, describing
synchronous parallel composition requiring synchronisation on all actions in the set
A ⊆ Σ:
Deﬁnition 3.4 Let Ti = (Qi ,−→i , q0,i , Ii ), i = 1, 2, be timed systems over Σ1
and Σ2 with disjoint set of clock variables X1,X2, and let A = Σ1 ∩ Σ2 be the
synchronisation set. The synchronous parallel composition of T1 and T2, T1 ||A T2,
is deﬁned to be the timed system T = (Q ,−→, q0, I ) such that
• Q = Q1 ×Q2,
• (q1, q2) −
a,ϕ,Y
−−−→ (q ′1, q
′
2) iﬀ
· a ∈ Σ1 ∩ Σ2 and
qi −
a,ϕi ,Yi−−−−→ q ′i , i = 1, 2, and ϕ = ϕ1 ∧ ϕ2, Y = Y1 ∪ Y2 (joint transition), or
· a ∈ (Σ1 \ A) and q1 −
a,ϕ,Y
−−−→ q ′1, q
′
2 = q2, and
· a ∈ (Σ2 \ A) and q2 −
a,ϕ,Y
−−−→ q ′2, q
′
1 = q1,
• q0 = (q0,1, q0,2),
• I (q1, q2) = I1(q1) ∧ I2(q2).
This now allows us to give a semantics to a timed extension of CSP-OZ.
3.2 Semantics of timed CSP-OZ
First, we have to precisely specify what kinds of predicates over clock variables
are allowed in speciﬁcations. As already mentioned, we assume to have a type
Clock given with values from the nonnegative reals R+. Every timed CSP-OZ
speciﬁcation may contain a number of clock variables x1, . . . , xn and a number of
variables v1, . . . vm of other types. We then impose the following restrictions on the
use of clock variables:
• the init schema speciﬁes all clocks to be initially zero (and furthermore to uniquely
ﬁx values for the other variables, in order to have a unique initial state 5 );
5 This restriction can easily be lifted.
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• operation schemas may contain clock conditions over unprimed clock variables
plus predicates of the form x ′i = 0 (since in terms of modiﬁcations of timed
automata, clocks may only be queried and reset);
• we need to ensure that the state schema must not have predicates over clock
variables other than of the following form:
p ⇒ ϕ
where ϕ is a clock condition and p a predicate over variables v1, . . . , vm . This
restriction is necessary for a unique assignment of invariants to locations of the
timed automata.
These conditions ensure that timed CSP-OZ speciﬁcations can be mapped onto
timed automata. For deﬁning the semantics we next have to separate the clockless
parts of the speciﬁcation from those with clocks. We deﬁne cl(schema) to be the
clockless part of a schema, i.e. the declarations and predicates over non-clock vari-
ables, cc(schema) to be the clock part of a method schema, cinv(schema) to be the
predicate(s) of the state schema relating clock variables and other variables, and
reset(schema) to be the set of clocks xi with predicates x
′
i = 0 in the schema. The
events (or actions) of the timed automaton of a CSP-OZ speciﬁcation will always
have the form Op.i .o where Op is the name of a method and i and o (possibly
omitted) are values for input and output parameters. This is the CSP view on
events. Among others, in our example the separation of the Object-Z-part leads to
the following schemas (note that reset(note) = {xr , xf } and reset(ring) = ∅):
cl(ring)
Δ(alarm)
alarm ′
cc(note)
Δ(xr , xf )
xr < 10
x ′r = 0 ∧ x
′
f = 0
cinv(state)
¬alarm ⇒ xr ≤ 10
where state identiﬁes the state schema of the class Watchdog .
The locations of the timed system are (partly) the set of valuations (bindings) of
nonclock variables. For such a valuation q and a state schema st we write q |= st if
the valuation satisﬁes the predicates in st ; for valuations q , q ′, input value i , output
value o and operations schema Op we write (q , i , o, q ′) |= Op if q as before and
q ′ as after state together with input i and output o satisfy the predicate in Op.
For understanding the semantics of a timed CSP-OZ class (and for deﬁning timed
simulations later) it is useful to think of every class as implicitly having an (inﬁnite)
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xf ≥ 8
ﬂash
xr ≥ 10
ring
ring
xr ≥ 10
xf ≥ 8
ﬂash
alarm
xr ≤ 10
¬alarm
xf := 0
xr := 0
note
xr < 10
Fig. 1. Timed automaton for class Watchdog : Object-Z part
number of operations Delayd for every d ∈ R+ (a nonnegative real)
Delayd =̂ [Δ(x1, . . . , xn ) | x
′
i = xi + d ]
(x1, . . . , xn the set of all clock variables of the class), advancing the time for d time
units.
The semantics for timed CSP-OZ is now derived in the already mentioned two
steps: ﬁrst, we separately derive a semantics for the part without CSP process
equations (called timed Object-Z) and for the CSP part, and in a second step
these are combined using the above deﬁned parallel composition operation on timed
systems.
Deﬁnition 3.5 Let OZ = (State, Init , (Opi )i∈I ) be a timed Object-Z class with
clock variables X = {x1, . . . , xn} and ordinary variables Var = {v1, . . . , vm}. The
semantics of OZ , [OZ ], is the timed system T = (Q ,−→, q0, I ) with
• Q = {ρ : Var → D | ρ |= cl(State), ρ type correct } (D a domain for values),
• q −
Op.i .o,ϕ,Y
−−−−−−→ q ′ iﬀ (q , i , o, q ′) |= cl(Op), ϕ = cc(Op) and Y = reset(Op),
• q0 |= Init ,
• I (q) =
∧
{ϕ∈Φ(X )|∃ p:p⇒ϕ∈cinv(State)∧q |=p} ϕ
Figure 1 shows the timed automaton for the Object-Z part of class Watchdog .
Note that the semantics generates a particular class of timed automata: all tran-
sitions labelled with the same event have the same guards and clock conditions.
Because of simplicity, we have restricted the clock conditions of a method to be
state independent. However, an extension of the semantics to clock conditions re-
lating clock variables and predicates over non-clock variables can be achieved.
The deﬁnition of the semantics gives us a close correspondence between the states
of the timed Object-Z speciﬁcation and the conﬁgurations of the timed automaton
which separate clock valuations from clockless valuations. Given a conﬁguration
〈q , ν〉, q : Var → D , ν : X → R+, we let q ⊕ ν : Var ∪ X → D ∪ R+ denote
the valuation combining the two separate valuations. Then we get the following
relationship between a timed Object-Z speciﬁcation and its timed automaton:
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Proposition 3.6 Let OZ = (State, Init , (Opi )i∈I ) be a timed Object-Z class and
T = (Q ,−→, q0, I ) = [OZ ] its semantics. Then the following holds:
(i) q0 ⊕ ν0 |= Init,
(ii) ∀ q , ν, d : (〈q , ν〉 −d→ 〈q , ν + d〉 iﬀ (q ⊕ ν, q ⊕ (ν + d)) |= Delayd)
(iii) ∀ q , q ′, ν, ν ′,Op.i .o : (〈q , ν〉 −
Op.i .o
−−−→ 〈q ′, ν ′〉 iﬀ (q ⊕ ν, i , o, q ′ ⊕ ν ′) |= Op)
Proof:
(i) q0⊕ν0 |= Init follows by the deﬁnition of q0 and the fact that we have restricted
initialisation of clock variables to 0.
(ii) Implication from left to right:
〈q , ν〉 −d→ 〈q , ν + d〉
⇒ ν |= I (q), ν + d |= I (q), q |= cl(State) (by deﬁnition of the semantics)
⇒ ν |=
∧
{ϕ|p⇒ϕ∈cinv(State)∧q |=p} ϕ
∧ ν + d |=
∧
{ϕ|p⇒ϕ∈cinv(State)∧q |=p} ϕ
∧ q |= cl(State)
⇒ q ⊕ ν |= State ∧ q ⊕ (ν + d) |= State
⇒ (q ⊕ ν, q ⊕ (ν + d)) |= Delayd .
Reverse direction:
(q ⊕ ν, q ⊕ (ν + d)) |= Delayd
⇒ ν |= I (q), ν + d |= I (q)
⇒ 〈q , ν〉 −d→ 〈q , ν + d〉.
(iii) Implication from left to right:
〈q , ν〉 −
Op.i .o
−−−→ 〈q ′, ν ′〉
⇒ ∃ϕ,Y : q −
Op.i .o,ϕ,Y
−−−−−−→ q ′, ν |= I (q ′), ν |= ϕ, ν ′ = ν[Y := 0], ν ′ |= I (q ′)
⇒ (q , i , o, q ′) |= cl(Op), ϕ = cc(Op),Y = reset(Op), ν |= ϕ,
ν ′ = ν[Y := 0], ν ′ |= I (q), ν |= I (q)
⇒ (q ⊕ ν, i , o, q ′ ⊕ ν ′) |= Op.
Reverse direction:
(q ⊕ ν, i , o, q ′ ⊕ ν ′) |= Op and ϕ = cc(Op),Y = reset(Op)
⇒ ν ′ = ν[Y := 0], ν |= ϕ, ν |= I (q), ν ′ |= I (q ′), q −
Op.i .o,ϕ,Y
−−−−−−→ q ′
⇒ 〈q , ν〉 −
Op.i .o
−−−→ 〈q ′, ν ′〉. 
The timed system for the CSP part is very simple (no clock conditions at all) and
can be derived using the operational semantics of CSP (referred to as −→CSP in the
next deﬁnition) [22]. Note that we do not consider internal events here, thus we
restrict ourselves to deterministic CSP processes. This choice is inﬂuenced by our
notion of implementation which is trace reﬁnement. A distinction between external
and internal choice would only be reasonable in the context of a more discriminable
semantic model such as the failures-divergences model of CSP, which would thus
however have to be extended to the timed setting.
Deﬁnition 3.7 Let main be the main process of the CSP part of a timed CSP-OZ
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main
note
ring
ﬂash
ring
ﬂash
Alarmr
Alarmf
Fig. 2. Timed automaton for class Watchdog : CSP part
class. The semantics of main, [main], is the timed system T = (Q ,−→, q0, I ) over
an empty set of clock variables where
• Q is the set of CSP terms,
• q −
Op.i .o,true,∅
−−−−−−−−→ q ′ iﬀ q −
Op.i .o
−−−→CSP q
′,
• q0 = main and
• I (q) = true for all q ∈ Q .
Figure 2 shows the timed automaton for the CSP part of class Watchdog .
The semantics of a timed CSP-OZ speciﬁcation C consisting of CSP part main and
Object-Z part OZ is then obtained by combining the semantics of the separate parts
using the CSP parallel composition operator on timed systems: [C ] = [OZ ] ||A
[main]. The synchronisation set A is the intersection of the alphabets of the CSP
part and the Object-Z part. The full timed automaton describing the semantics of
class Watchdog is given in Figure 3.
The class invariant is now a location invariant (for location ¬alarm), the precondi-
tions of operations referring to clocks are clock conditions on transitions, the pred-
icates x ′r = 0 and x
′
f = 0 become clock resets, and CSP part as well as the clockless
part of Object-Z determine the structure of the automaton and the labelling of
transitions.
4 Veriﬁcation
The formal semantics gives us the possibility of analysing interface speciﬁcations.
Provided the timed automaton has a ﬁnite number of locations (which is the case
in our example) we can even use a model checker for the analysis. Several model
checkers for timed automata exist; here, we will use UPPAAL [3]. To do so, we
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¬alarm,
main
xr ≤ 10
alarm,
ring
ring
xf ≥ 8ﬂash
xr ≥ 10
xf ≥ 8
ﬂash
notexr < 10
xf := 0, xr := 0
xr ≥ 10
Alarmr
Alarmf
alarm,
Fig. 3. Timed automaton for class Watchdog
ﬁrst have to describe the timed automaton in the format required by UPPAAL,
and then have to formulate (and check) the properties we are interested in.
For the ﬁrst part, we have to make some global declarations of channels and
clocks for UPPAAL. Thus, for our watchdog we declare three channels note, ring
and ﬂash corresponding to the methods of the CSP-OZ class. We also deﬁne two
global clocks xr and xf representing the clocks xr and xf in our speciﬁcation.
Next and according to our timed automata of Figure 3, we add a template
Watchdog (a skeleton of a timed automaton) to our UPPAAL system. Here, we
renamed its states (the names of locations have no inﬂuence on the set of timed
traces) to facilitate formulation of our veriﬁcation properties. Each transition is
labelled with its corresponding channel name 6 . Finally we add invariants to the
states and clock conditions and resets to the transitions as depicted in Figure 3.
Figure 4 shows a screenshot of the automaton representing the timed system of our
CSP-OZ speciﬁcation Watchdog .
This now allows us to automatically analyse our interface speciﬁcation, for instance
check whether our three views on the interface (pre/postconditions, protocols and
time) in combination give us the desired behaviour. Here, we prove three require-
ments on our system. The ﬁrst is deadlock freedom (which means that it is not
possible to ﬁnd a trace for our timed automaton so that no progress is possible).
Deadlock freedom is essential in two diﬀerent aspects: Considering time constraints,
the state invariants and time guards must guarantee that progress is always possi-
6 For simulation and veriﬁcation purposes, we then later add a second tester component. This component
only contains one state and three transitions which synchronize with the three respective channels, i.e. it has
no own behavior. This is required since UPPAALs CCS-like synchronisation [19] always expects a partner
for a transition labelled with a channel name.
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Fig. 4. Screenshot of UPPAAL speciﬁcation: Watchdog
ble. For example, if we change the invariant on the ﬁrst ring-transition to xr ≥ 11,
deadlock freedom would not be ensured: In the open time intervall ]10, 11[, neither
any transition is possible nor is it possible to stay in location nalarmC1. The second
aspect – which we do not consider here – is communication between more than one
component, where deadlocks based on the CSP part of the classes may occur.
Since the query language of UPPAAL is a subset of CTL [6] (i.e. UPPAAL allows
for more than proofs of language inclusion), we show that the formula
A [] not deadlock
holds. By describing the desired behavior of Watchdog , we want to guarantee that
after a certain time, an alarm is raised. That means that we must leave any state
representing alarm = false after at most 10 time units. Therefore we have to verify
the formula
A[] xr>10 imply not (Watchdog.nalarmM or Watchdog.nalarmC1 or
Watchdog.nalarmC2)
which holds as well. Finally, we do not want the alarm to be raised before 8 time
units have passed. We verify that
A[] (Watchdog.alarmR or Watchdog.alarmF) imply xf>=8
holds.
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5 Timed simulations and implementation
Next, we are interested in showing language inclusion, i.e. an implementation rela-
tionship between a higher level timed CSP-OZ speciﬁcation A and its implemen-
tation C . Language inclusion is the correctness criterion that we intend to use for
substitutability and interoperability checks of component interfaces. For instance, if
we are given two component speciﬁcations A and C deﬁning what the components
require from other components, A can be safely replaced by C if the language of C
is a subset of that of A (it requires less).
Language inclusion for timed automata is in general undecidable [1]. Here, we
give an approach to checking language inclusion of timed CSP-OZ speciﬁcations.
The additional structure present in the speciﬁcations allow for a compositional
language inclusion check, separately treating the CSP and the Object-Z part. The
check for the Object-Z part has to be carried out manually, the check on the CSP
part can be done by a CSP model checker.
We start with developing timed simulation conditions for timed Object-Z spec-
iﬁcations. These can be used to carry out an operation-wise proof of language
inclusion between two timed Object-Z speciﬁcations. The conditions can be seen
as one half of timed bisimulations [26], and are similar to those in approaches spec-
ifying components by pre- and postconditions of their operations. For showing a
simulation relation between an abstract and a concrete Object-Z speciﬁcation we
have to give a relation R relating the state spaces of both speciﬁcations:
Deﬁnition 5.1
Let A = (AInit ,AState, (AOpi )i∈I ) and C = (CInit ,CState, (COpi )i∈I ) be two
timed Object-Z speciﬁcations. C is a timed simulation of A if there is a relation
R : CState ↔ AState such that the following hold:
(I) ∀CState • CInit ⇒ ∃AState • AInit ∧ R
(C1) ∀CState,CState ′,AState • R ∧ COp ⇒ ∃AState ′ • AOp ∧ R′
(C2) ∀CState,CState ′,AState, d • R ∧DelayCd ⇒ ∃AState
′ • DelayAd ∧ R
′
Condition (I) is an initialisation condition requiring every initial state of C to
have a corresponding initial state in A. Conditions (C1) and (C2) are correctness
conditions which state that both delay and action steps of C have corresponding
steps in A. Note that unlike downward or backward simulation conditions for data
reﬁnement we do not have separate applicability conditions here. This is justiﬁed by
the notion of implementation for timed automata which is simply language inclusion.
Language inclusion does not require availablity of methods to carry over from the
abstract to the concrete system. Thus correctness is suﬃcient here. Note that the
rules are sound but not complete for language inclusion.
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Theorem 5.2
Let A = (AInit ,AState, (AOpi )i∈I ) and C = (CInit ,CState,(COpi )i∈I ) be two
timed Object-Z speciﬁcations. Then, the following holds:
If C is a timed simulation of A then L([C ]) ⊆ L([A]).
Proof: The proof relies on Proposition 3.6 showing the correspondence between
the states of a timed Object-Z speciﬁcation and the conﬁgurations of its timed
automaton.
Assume (σ, τ) ∈ L([C ]). Then there is an execution of [C ] over (σ, τ), i.e.
〈qC0 , ν
C
0 〉 −
d1−→−a1−→ 〈qC1 , ν
C
1 〉 −
d2−→−a2−→ 〈qC2 , ν
C
2 〉 . . .
such that τi = τi−1 + di for all i > 1. We inductively construct an execution of [A]
over (σ, τ).
Induction base: By Proposition 3.6 we get (qC0 ⊕ ν
C
0 ) |= CInit . Hence, by (I) there
is a state qA0 such that (q
A
0 ⊕ ν
A
0 ) |= AInit and (q
C
0 ⊕ ν
C
0 , q
A
0 ⊕ ν
A
0 ) ∈ R.
Induction hypothesis: We assume to have constructed an execution sequence of A
up to some index i
〈qA0 , ν
A
0 〉 −
d1−→−a1−→ 〈qA1 , ν
A
1 〉 −
d2−→−a2−→ . . . 〈qAi , ν
A
i 〉
such that ∀ j ≤ i : (qCj ⊕ ν
C
j , q
A
j ⊕ ν
A
j ) ∈ R.
Induction step: Assume (qCi ⊕ ν
C
i , q
A
i ⊕ ν
A
i ) ∈ R. If 〈q
C
i , ν
C
i 〉 −
d→ 〈qCi , ν
C
i + d〉 then
by Proposition 3.6 (qCi ⊕ν
C
i , q
C
i ⊕(ν
C
i +d)) |= Delay
C
d . By (C2) it follows that there
is some state sA such that (qAi ⊕ ν
A
i , s
A) |= DelayAd and (q
C
i ⊕ (ν
C
i + d), s
A) ∈ R.
By deﬁnition of the Delay operation it follows that sA = qAi ⊕ (ν
A
i + d). Again by
Proposition 3.6 we thus get 〈qAi , ν
A
i 〉 −
d→ 〈qAi , ν
A
i +d〉. The case of action transitions
can be shown in an analogue way.
The fact that this is an execution of A over (σ, τ) follows since the same di and ai
appear in the execution of A (and hence the τi will be the same). 
We will exemplify timed simulations by the following implementation
ImpWatchdog of class Watchdog which resolves some of the nondeterminism and
uses one clock only. The timed language of ImpWatchdog is a subset of that of
Watchdog .
ImpWatchdog
method ﬂash
method note
main = note → main  ﬂash → Alarm
Alarm = ﬂash → Alarm
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warning : B
x : Clock
¬warning ⇒ x ≤ 8
Init
¬warning
x = 0
note
Δ(x )
¬warning
x < 8 ∧ x ′ = 0
ﬂash
Δ(warning)
x ≥ 8
warning ′
A timed simulation between ImpWatchdog and Watchdog can be shown with the
following representation relation between states of ImpWatchdog and Watchdog :
R
WatchdogState
ImpWatchdogState
alarm ⇔ warning
xf = x
xr = x
The proof involves a number of steps:
(I) Initialisation amounts to proving
∀warning , x • ¬warning ⇒ ∃ alarm, xr , xf • ¬alarm ∧ xr = 0 ∧ xf = 0 ∧ R
which holds (use ¬alarm ∧ xr = 0 ∧ xf = 0).
(C1) Correctness for operation note is
∀warning , x ,warning ′, x ′, alarm, xr , xf • R ∧ ¬warning ∧ x < 8 ∧ x
′ = 0
⇒ ∃ alarm ′, x ′r , x
′
f • ¬alarm ∧ xr < 10 ∧ x
′
r = 0 ∧ x
′
f = 0 ∧ R
′
which holds by using ¬alarm ′ ∧ x ′r = 0 ∧ x
′
f = 0.
Correctness for operation ﬂash is
∀warning , x ,warning ′, x ′, alarm, xr , xf • R ∧ x ≥ 8 ∧ warning
′
⇒ ∃ alarm ′, x ′r , x
′
f • xf ≥ 8 ∧ alarm
′ ∧ R′
where alarm ′ ∧ x ′f = x
′ ∧ x ′r = x
′ is a solution.
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(C2) Although there are an inﬁnite number of operations Delayd (one for each
d), there is just one proof to be done, namely
∀warning , x ,warning ′, x ′, alarm, xr , xf , d •
R ∧ warning ′ = warning ∧ x ′ = x + d
⇒ ∃ alarm ′, x ′r , x
′
f • alarm
′ = alarm ∧ x ′r = xr + d ∧ x
′
f = xf + d ∧ R
′
which holds immediate, since clock values are all equal. Thus class
ImpWatchdog is indeed an implementation of class Watchdog .
This so far only gives us a means for showing an implementation relationship be-
tween pure timed Object-Z speciﬁcations. In addition, we have to look at the CSP
parts and have to check whether an implementation relationship between the timed
automata of the processes mainA and mainC (where mainA is the CSP process of
the abstract class A and mainC that of the more concrete class C ) holds as well.
Here, the check is very easy: it amounts to checking trace reﬁnement between the
CSP processes. Trace reﬁnement is one of the notions of reﬁnement supported by
the semantic model of CSP, and – given the CSP processes are ﬁnite state – can be
checked using the CSP model checker FDR [10]. Trace reﬁnement is just language
inclusion (again assuming no acceptance states) in the timeless setting. Since the
timed automata for the CSP processes pose no restrictions on time, trace reﬁnement
is suﬃcient:
Lemma 5.3 Let mainA and mainC be the CSP processes of timed CSP-OZ classes
A and C . If mainC is a trace reﬁnement of mainA then L([mainC ]) ⊆ L([mainA]).
Finally, these two results have to be integrated into one. So far, we have some
means for showing an implementation relationship for the timed Object-Z parts
and for the CSP parts. These techniques can separately be applied to speciﬁcations
if the implementation relationship is preserved under the operator that we use for
combining the semantics of the separate parts, namely under parallel composition.
The following theorem states exactly this property.
Theorem 5.4 Let Si = (Pi ,−→
S
i , p0,i , Ii ), i = 1, 2, be timed systems over Σ1 and
Ti = (Qi ,−→
T
i , q0,i , Ji), i = 1, 2, over Σ2 with a disjoint set of clock variables Xi for
Si and Zi for Ti . Let A = Σ1 ∩ Σ2 be the synchronisation set. Then the following
holds:
L(S1) ⊆ L(S2) ∧ L(T1) ⊆ L(T2) ⇒ L(T1 ||A S1) ⊆ L(T2 ||A S2)
The proof of this theorem relies on a certain property of delay transitions (that
itself depends on the form of clock conditions for invariants) which allows us to
combine and decompose delay transitions. Here, we just state and give the proof of
this property.
Lemma 5.5 Let T = (Q ,−→, q0, I ) be a timed system. Then
B. Metzler, H. Wehrheim / Electronic Notes in Theoretical Computer Science 176 (2007) 47–67 63
∀ d , d1, d2 • d = d1 + d2 •
〈q , ν〉 −d→ 〈q , ν + d〉 ⇔ 〈q , ν〉 −d1−→ 〈q , ν + d1〉 −
d2−→ 〈q , ν + d1 + d2〉
Proof: The direction ⇐ follows immediately since by deﬁnition one can assume
that the intermediate conﬁguration 〈q , ν + d1〉 can be skipped.
Let 〈q , ν〉 −d→ 〈q , ν + d〉 and d = d1 + d2 with d1, d2 ∈ R+. By assumption we
know that ν |= I (q) and ν + d1 + d2 |= I (q). We need to prove that
〈q , ν〉 −d1−→ 〈q , ν + d1〉 −
d2−→ 〈q , ν + d1 + d2〉,
meaning ν + d1 |= I (q). We do this by induction on the ϕ ∈ Φ(X ):
Induction base:
• ϕ = (x = c):
By ν |= x = c and ν + d1 + d2 |= x = c we get d1 = d2 = 0, i.e. ν + d1 |= x = c,
since we do not reset the time in between our delays.
• ϕ = (x ≤ c):
We have ν |= x ≤ c and ν + d1 + d2 |= x ≤ c. Again we immediately deduce
ν + d1 |= x ≤ c
• ϕ = (x ≥ c), ϕ = (x < c), ϕ = (x > c):
The same arguments are used to show these properties.
Induction step: Let ϕ = ψ1 ∧ ψ2. Since ν |= ϕ and ν + d1 + d2 |= ϕ, it follows that
ν |= ψ1, ν |= ψ2, ν + d1 + d2 |= ψ1 and ν + d1 + d2 |= ψ2. By induction hypothesis
we deduce that ν + d1 |= ψ1 and ν + d1 |= ψ2, i.e. ν + d1 |= ψ1 ∧ ψ2. 
Finally, we can combine Theorem 5.2 and Lemma 5.3 in the following way:
Corollary 5.6 Let mainA and mainC be the CSP processes of timed CSP-OZ classes
A and C , let OZA and OZC be their timed Object-Z-parts. If mainC is a trace re-
ﬁnement of mainA and OZC is a timed simulation of OZA, then L([C ]) ⊆ L([A]),
i.e. C is an implementation of A.
We thus can separately check for language inclusion.
6 Conclusion
In this paper we have proposed an extension of CSP-OZ with features for specifying
timing constraints on components. The extension has been minimal in the sense that
we neither added a third formalism to CSP-OZ nor exchanged one of the notations
which have already been integrated into CSP-OZ. The only extension is a new type
for variables in Object-Z. We believe this to be an extension which makes reading
and writing of speciﬁcation particularly easy: once a designer is familiar with CSP
and Object-Z he/she can easily read and write timed CSP-OZ speciﬁcations.
For this new formalism we gave a formal semantics, showed, by means of an
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example, how existing model checkers can in principle be used to analyse compo-
nents interfaces and discussed simulation conditions for implementation relation-
ships. This now gives us a high-level speciﬁcation language for components which
oﬀers a richer set of facilities for modelling than timed automata do. The additional
structure present in timed CSP-OZ speciﬁcations could furthermore facilitate static
analysis of speciﬁcations which might prove fruitful for veriﬁcation. By restricting
our semantics to the traces model, we obtain a simple deﬁnition of timed simula-
tions which is very close to the techniques and deﬁnitions used in the context of
timed automata. Nevertheless we want to deal with parallel composition of several
components which calls for a more precise semantics. Future work sees the expan-
sion of our approach to the failures-divergences model of CSP [23] and the use of
parallel composition and nondeterminism.
Related work.
The combination of an already existing formalism with time is subject of intense
research and most often used in the context of safety-critical component-based sys-
tems. For example, [15] use OCL for specifying contracts with time and also use an
underlying semantics over timed automata.
There are a number of existing integrated notations like CSP-OZ which allow for
the description of timing requirements. The approach most often chosen is that of
a combination with timed CSP [23]: [17] and [7] combine Object-Z with timed CSP
and [25] combines Z with timed CSP. The main diﬀerence to these combinations is
our semantic model of timed automata. This immediately allows us to use existing
standard model checkers for timed systems (when our speciﬁcations are ﬁnite state).
The use of timed automata (in combination with timed MSCs) for describing
components has also been proposed in [5]. Timed automata are therein used for
describing individual components and timed MSCs the interaction between compo-
nents. The two formalisms are, however, not integrated so far; there is no semantics
describing the meaning of this combined use of timed automata and MSCs. An
approach which uses timed automata like structures to deﬁne timed connectors of
components can be found in [2].
The two approaches most closest to us are CSP-OZ-DC [14] and a recent combina-
tion of Object-Z with timed automata [8]. The former is an extension of CSP-OZ
with Duration Calculus, which is an interval logic for describing timing require-
ments. The main diﬀerence to our work can be seen in the style of speciﬁcation:
while Duration Calculus allows for a declarative formulation of timing constraints,
our approach takes a more operational style. The semantics of CSP-OZ-DC is for-
mulated in terms of phase-event-automata in which clocks then explicitly appear.
Model checking on this type of automata can be carried out using a constraint-
solving based checker [13]. Since our timed automata are close to phase-event-
automata a similar type of veriﬁcation could be possible for timed CSP-OZ.
The combination of Object-Z and timed automata proposed in [8] also adds
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clock variables to Object-Z. These variables may however only be used in the timed
automaton which in addition may appear in an Object-Z class. Reﬁnement or
implementation relationships are so far not treated.
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